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Abstract 
Near to optimal design of the high-precision phase-locked loop (PLL), which is intended for 
use in phase-sensitive measuring instruments is considered in this paper. Minimisation of 
the steady-state phase error and the transient response time is established as a guide post 
for design to meet accuracy requirements for measurement applications. Optimization of 
the parameters of the second order and the third order linearized PLLs is carried out. The 
conclusion is drawn that the third order PLL exceeds the second order one not only by the 
far better steady-state accuracy, but also by the faster transient response. The computer 
aided simulation is used for studying the nonlinear effects in the real nonlinear PLL. It is 
concluded that the suboptimal third order PLL is able to satisfy the requirements for the 
phase error within the limits of ±0.1 o. 
Keywords: phase-locked loop, phase accuracy, steady-state error, transient response time, 
phase-sensitive measurements. 
Introduction 
All the phase-sensitive measuring instruments, such as lock-in amplifiers, 
gain/phase meters, vector or phase angle voltmeters, and complex spectrum 
analyzers, require a well-defined reference signal for their normal operation 
(MEADE, 1983). To extract a normalized reference signal from the noisy 
and unstable input signal the selective frequency and phase synchronization 
systems based on the phase-locked loops (PLL) are proposed for use in 
measuring instruments (MIN et al., 1988). 
In spite of more than 30 years of experience in using PLLs in commu-
nication and control (LINDSAY, 1972) the conventional PLLs are designed 
not well enough to meet the accuracy requirements for measurement appli-
cations. As it became evident, there are no sufficiently simple and effective 
design methods for the precision or instrumentation PLL workout. Be-
cause of this fact the need for elaboration of design methods has arisen. 
Solutions of some design problems, e.g. the methods for minimisation of 
the steady-state phase error and the phase settling time in the third order 
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Fig. 1. Block diagram of the PLL 
PLL are proposed in this paper on the basis of further development of the 
author's earlier works (MIN, 1985, 1987). 
Operating Principle and Signal Model 
The PLL in Fig. 1 contains a mUltiplying type phase detector PD with the 
gain Kd, V /rad, a low pass filter LPF with the transfer function F(s), and 
a voltage controlled oscillator veo with the gain Ko, rad/sV (GARDNER, 
1979). The veo has the in-phase (0°) and quadrature (90°) outputs. The 
latter one is used to establish the negative feed-back path from the veo 
output to the PD. The input signal 
t 
Vi(t) = Aisin ( wit + J ili(t)dt + <I>i(t)) 
o 
(1) 
has the stable frequency component Wi and the variable component ili(t). 
The variable phase of the input signal (1) is denoted by <I>i(t). In gen-
eral, the input signal (1) is accompanied by the additive noise n(t). The 
quadrature feedback signal 
t 
Vq(t) = cos( wit + Ko J Sc(t)dt + 'l,bo) 
o 
(2) 
has the normalized amplitude, and due to the negative feedback its fre-
quency difference from the input frequency will be fully compensated by 
the controllable component 
ilo(t) = Ko . Sc(t). (3) 
Only the minimal phase error 8 e (t) may be required to form the sufficient 
error signal for generating the control voltage Sc(t) at the input of the veo 
to keep the PLL in lock, see Eqs. (2) and (3), and Fig. 1. 
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The error signal SeCt) and the converted noise n'(t) at the PD out-
put are the products of multiplication of signals at the PLL input by the 
feedback signal (2): 
(4) 
where the phase error g e (t) is equal to 
t 
g e (t) = J (ili(t) - ilo(t) )dt + ~i(t) -1/;0 (5) 
o 
and the current phase if>(t) of the high frequency disturbing component 
may be described as follows: 
t 
if>(t) = 2wjt + J (ilo(t) + ilj(t) )dt + ~i(t) + 1/;0. 
o 
(6) 
The control signal SeCt) is formed from the error signal (4) by suppressing 
the disturbing component and converted noise n' (t) in the LPF. The control 
signal causes the frequency shift ilo, which will compensate the phase error, 
(see Eqs. (3) and (5)). The corresponding signal model of the PLL is 
represented in Fig. 2. 
Fig. 2. Signal model of the PLL 
Linear model 
Since the very small phase error g e is able to keep the system in lock 
the sine wave nonlinearity of the PD due to Eq. (4) may be removed 
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(sinee ::::: ee) in the signal model in Fig. 2. Removing also the high fre-
quency disturbing component of the error signal with the current phase 
ifJ(t) , assuming the complete suppression of it in the LPF, (see Eq8. (4) 
and (6)), the simple linear model of the PLL is obtained. The performance 
of the PLL may be described now by the aid of transfer functions and 
corresponding Bode diagrams, (see Fig. 3), using the Laplace transform. 
The linearized PLL without LPF (see Fig. 3) essentially contains an 
ideal integrator and can be described by the transfer function 
£(8) = (Ad2)KdK O = _1 . 
8 T18 
(7) 
The LPF is given by the transfer function F( 8). The corresponding Bode 
diagrams are given in Fig. 3. 
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Fig. 3. Open loop Bode diagrams of the linearized PLL and LPF 
The 1st and 2nd order type I, and, in particular, type II (containing an 
ideal integrator) LPF are used in precision PLLs (MIN, 1987) to get smaller 
steady-state phase error. Therefore the following 1st and 2nd order type II 
LPFs are proposed: 
(8) 
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(9) 
As a result, the following 2nd and 3rd order (PLL-2 and PLL-3 in Fig. 3) 
open loop transfer functions G2(S) and G3(S) are obtained for the linearized 
PLL with LPF: 
where 
The parameters 
7"2S + 1 G2(S) = L(s)Fl(S) = 2 2 ' Ta s 
7"2S + 1 
G3(S) = L(s)F2(s) = T2 2( ) , 
as 7"3S + 1 
and na = 1/Ta. 
and . (7"2)2 h = G (J W2) = Ta ' 
(10) 
(11) 
(12) 
(13) 
where W2 = 1/7"2, are introduced for furtLer considerations. The closed 
loop transfer function H(s) for the phase error 8 e (s) can be found on the 
basis of open loop ones, see Eqs. (10) and (11): 
ee(S) 1 
H(s) = ei(S) = 1 + G(s) , (14) 
where the Laplace transform of the variable component of the current input 
phase, (see Eq. (1)), is the following: 
n·(s) 8i(S) = _t_ + Pi(S). 
s 
(15) 
Suppression of Disturbances 
Let us take into account here only the higher frequency disturbances, which 
arise inherently in the PLL due to converting the input signal according to 
Eq. (1) in the phase detector PD, (see Eqs. (4) and (6)). As a result, the 
steady-state phase error ee(t) appears, the value of which depends on the 
filtering properties of the low pass filter LPF, see Fig. 2. 
Assuming that only the small phase errors occur, we can use the 
linearized model, having sinee ~ ee, and the time domain expression for 
the disturbing signal is the following: 
(16) 
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on the basis of Eq. (4) and Fig. 2. 
Without losing generality, let us presume now that there is no fre-
quency and phase difference between the input and output signals of the 
PLL at the starting moment. It means that S1i(t) = 0 and q,i(t) = 0, 
and therefore the variable component S1o(t) of the output frequency, (see 
Eqs. (2) and (3)), is induced only by the steady-state phase error 8 e (t), 
which is caused by the above mentioned disturbances. As it follows, (see 
Eqs. (5) and (6)), the steady-state error is 
t 
8 e (t) = - J S1o(t)dt, 
o 
and the disturbing signal d(t) can be obtained in the following form: 
(17) 
(18) 
For a more robust approximation, let us assume that the small phase error 
8 e (t) is negligible in Eq. (18). It means that the feedback from the output 
to the adder 'El in the signal model in Fig. 2 is too weak to have a significant 
role, and the following transfer function is valid for describing the action 
of disturbances: 
(19) 
To get the expression for the phase due to the harmonic disturbance signal 
removing 8 e (t) as negligible in Eq. (18), we can insert s -+ jw into Eq. (19) 
and get: 
8 eUw) = D(jw)d(jw). (20) 
Using the gain and phase frequency response functions K(w) and the q,(w) 
of the closed loop PLL, which are obtained from the complex transfer 
function DU w), we can define the first-order harmonic of the phase error: 
(21) 
Inserting now expression (21) into Eq. (18) and repeating the procedure, 
we can see that the steady-state phase error contains solely a negligible 
amount of higher harmonics, but what is more important - it contains the 
significant nonzero stationary value: 
(22) 
INSTRUMENTATION PHASE LOCKED LOOP 227 
At higher frequencies where (2wdTa » 1 (see Fig. 3), asymptotic approxi-
mations for frequency responses are valid. For the 3rd and 2nd order PLLs 
the corresponding gain frequency responses have the forms: 
and (23) 
Inserting the asymptotic expressions (23) into the Eqs. (21) and (22), the 
simple rules will be obtained for calculating the components of the steady-
state phase error, for which w = 2Wi. 
For calculating the stationary value of the phase error (see Eq. (22)) 
it is important to emphasize that the asymptotic values for the phase re-
sponses in the 2nd and 3rd order PLLs are 
and (24) 
respectively. 
Using Eq. (24) it may be concluded that the stationary value of the 
steady-state phase error can be removed almost perfectly in the 3rd order 
PLL because of sine -11") = 0, but in the 2nd order PLL the stationary value 
has the maximum level because of sine -11"/2) = -1, see Eq. (22). 
Minimisation of Settling Time 
First let us consider the transient response of the linearized system (MIN, 
1987) on the basis of the characteristic equation 
(.Jh) 3 3 2? (") --:;; Ta S + Ta s- + V h Tas + 1 = 0 (25) 
of the closed-loop transfer function H(s) of the 3rd order PLL, see Eqs. (13) 
and (14). The phase step <T>i(T) = const., and the frequency step Di(T) = 
const. are considered as the input actions, whereas T = t/Ta . Our task is 
to find the optimal values of the parameters hand n, see Eq. (13), to get 
the fastest damping of transient responses, and to minimize in this way 
the settling time Te; = te/Ta , where c is the value of the allowable transient 
response error. 
Under the above-mentioned conditions (MIN, 1985, 1987), the follow-
ing results are obtained for the maximum values of the real roots, or for 
the real parts of the complex conjugate pairs of roots of the characteristic 
Eq. (25), see Figs. 4 and 5: 
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1. For 1 < n ~ 5 (interval AB in Figs. 4 and 5), 
4n2 
opt h2 = (n+ 1)2' 
and the coefficients of roots 
sI = -a/Ta, 
have the following values: 
a = 1, b = (n - 1) 4 
S2,3 = (-b ± j(3)/Ta 
and 13 = .j -n2 + IOn + 7 . 
4 
(26) 
(27) 
The natural angular frequency and the damping factor of roots S2,3 are 
n-l 
(= 2J2(n + 1) 
2. For 5 < n < 9 (interval BC in Figs. 4 and 5), 
2n2 
opt hI = 9n _ 27 ' 
and the coefficients of roots (a = b) have the values 
and 
r;;:=3 
a = b = Y ---;;'--2- , 
v'3 
W n =-, Ta 
R-n 13= - 2 
_r;;:=3 (-Ye;--6-' 
3. For n = 9 (point C in Figs. 4 and 5), 
opt h3 = 3, 13 = 0, (= 1, 
and all the three roots are real and equal 
v'3 
SI = S2 = s3 = --. 
Ta 
(28) 
(29) 
(30) 
(31) 
(32) 
(33) 
It is remarkable that Eq. (33) gives the greatest possible value for the 
smallest root. 
4. For 9<n<oo (intervals CD and CEF in Fig. 4, and interval CD 
in Fig. 5) two of the three real roots will coincide, and therefore, also two 
5 
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Fig. 4. Optimal values of the parameter h versus parameter n in the linearized PLL 
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Fig. 5. Optimal values of roots of the linearized PLL transfer function (h 
versus parameter n 
opt h) 
of the three coefficients, namely C} = C2 (interval CD ) or C2 = C3 (interval 
CEF), are equal. Only the case of interval CD (parameter h31) satisfies 
the optimality conditions, and equations for the parameters and coefficients 
are very complicated. 
5. ·For n--;.oo (point D in Figs. 4 and 5), 
opt h31 = 4, (34) 
and we get the conventional 2nd order PLL with real and equal roots 
1 
81 = 82 = ---. (35) Ta 
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Fig. 6. Final part of the phase error transient response to the input phase step <I>i = 2 rad 
in the linearized optimal 3rd order PLL (n=6.3, h=2.67), r=t/Ta 
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Fig. 7. Final part of the phase error transient response to the input frequency step 
ni =2/Ta in the Iinearized optimal 3rd order PLL (n=6.1, h=2.67) 
To find the optimal values for the parameter n, let us observe the final 
parts of the optimal transient responses in Fig. 6 (response to the input 
phase step) and in Fig. 7 (response to the input frequency step). 
We have to determine the minimal values for the parameter n, which 
guarantees the value of the amplitude, closely equal to the permissible error 
£, of the first oscillation after the settling time Te; = t jTa. Mathematically 
it can be found by taking the derivatives of the transient response function 
with respect to the time T = tjTa, and setting this derivative equal to 
zero. The results are given in Fig. 8. Minimal settling times Te; versus 
permissible error £ in the optimal linearized 3rd order PLL are given in 
Fig. 9. Computed settling times Te: versus input frequency step in the third 
order nonlinear PLL are given in Fig. 10. The curves in Fig. 10 show that 
the optimized 3rd order PLL exceeds the 2nd order one up to two times, 
if the relative frequency step !1i . Ta < 2. 
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Fig. 8. Optimal values of the parameter n (opt nl for the input phase step, and opt n2 
for the input frequency step) versus allowable settling error c 
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Fig. 9. Minimal settling times (Te} for the input phase step, and Te 2 for the input 
frequency step) versus allowable settling error c 
Conclusions 
The development of methods for minimisation of the steady-state error 
and the settling time enables us to design the suboptimal third order PLL, 
which is able to meet the requirements for measurement applications. Be-
cause of the far better suppression of disturbances, (see Eqs. (23) and (24)) 
and thanks to the 1.5 to 2.0 times faster transient response (see Fig. 10), 
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Fig. 10. Settling times Te = le/Ta of the phase error transient response versus input 
frequency step Sli' Ta in the optimal nonlinear PLL (allowable settling error 
£=0.1°) 
the third order PLL greatly surpasses the performance of the conventional 
second order one. It can be stated that the high-precision instrumentation 
PLL may be built only on the basis of the optimal third order loop. 
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